

CLAIMS

1. A computer system comprising:
a central processing unit;
5 a memory module, said memory module comprising a first memory bank, a second memory bank, and a plurality of system bus connectors, said first and second memory banks each having a plurality of pin assignments, one pin assignment from each said first and second memory banks coupled to an associated one of said plurality of system bus connectors, wherein at least one of said plurality of bus connectors is coupled to non-identical pin assignments of said first and second memory banks; and,
a system bus coupling said central processing unit to said plurality of system bus connectors of said memory module, wherein said central processing unit places information on said system bus mapped to a first pattern corresponding with said pin assignments of said first memory bank when accessing said first memory bank, and said information mapped to a second pattern corresponding with said pin assignments of said second memory bank when accessing said second memory bank.
2. A computer system according to claim 1, wherein said central processing unit further comprises a basic input output system program and a processor, said processor
20 executing said basic input output system program, wherein said processor places said information on said system bus, said information arranged by said basic input output system in said first pattern when accessing said first memory bank, and in said second pattern when accessing said second memory bank.
- 25 3. A computer system according to claim 2, further comprising an operating system loaded into said memory device and executed by said processor, said operating system arranged to communicate information to said basic input output system, wherein said basic input output system arranges said information in a first pattern when said processor accesses said first memory bank, and a second pattern when said processor
30 accesses said second memory bank.

4. A computer system according to claim 1, wherein said memory module further comprises a plurality of memory modules, and said computer system further comprises a memory controller, said address bus coupling said central processing unit to said memory controller, and said memory controller to each of said plurality of memory modules.

5. A computer system according to claim 1, wherein said memory module further comprises:

a substrate;

at least one memory chip mounted on said substrate defining said first memory bank, each said at least one memory chip having a plurality of pins, one pin associated with a respective one of said plurality of pin assignments;

at least one memory chip mounted on said substrate defining said second memory bank, each said memory chip having a plurality of pins, one pin associated with a respective one of said plurality of pin assignments; and,

20 a plurality of circuit traces, each circuit trace coupling one pin assignment from each said first and second memory banks to an associated one of said plurality of system bus connectors, wherein at least one of said plurality of bus connectors is coupled to non-identical pin assignments of said first and second memory banks and wherein said plurality of system bus connectors comprises a plurality of pads mounted along one edge of said substrate.

25 6. A computer system according to claim 5, wherein said substrate further comprises a first major surface and a second major surface, said first memory bank mounted to said first major surface of said substrate, and said second memory bank mounted to said second major surface of said substrate.

7. A computer system according to claim 6, wherein said first and second memory banks comprise the identical number and configuration of memory chips, and said memory chips mounted on said second major surface of said substrate align in register with said memory chips mounted on said first major surface.

5

8. A computer system according to claim 7, wherein said substrate further comprises a plurality of vias, each of said vias adjacent to, and coupling a select one of said plurality of pins on said memory chips on said first major surface to a select one of said plurality of pins on said memory chips on said second major surface.

10
15
20
25

9. A computer system according to claim 8, wherein:

 said plurality of system bus connectors further comprise a plurality of address bus connectors;

 each said memory chip comprises a plurality of address pins arranged bilaterally symmetrical;

 each of said plurality of address pins is associated with a respective one of said plurality of pin assignments; and,

 said plurality of vias positioned on said substrate such that each via is adjacent to, and couples a select one of said plurality of address pins having a first pin assignment and positioned on said first major surface, to a select one of said plurality of address pins having a second pin assignment different from said first pin assignment, and located on said second major surface, to a respective one of said plurality of address bus connectors.

25 10. A computer system according to claim 9, wherein said system bus further comprises an address bus coupled between said central processing unit and said address bus connectors, wherein said central processing unit places an address on said address bus mapped to a first pattern corresponding with said pin assignments of said first memory bank when accessing said first memory bank, and said address 30 mapped to a second pattern corresponding with said pin assignments of said second

memory bank when accessing said second memory bank.

11. A computer system according to claim 10, wherein said address comprises a plurality of address bits, said first pattern comprises arranging said plurality of address bits in a sequence that aligns with the corresponding pin assignments of said address pins of said first memory bank, and said second pattern comprises arranging said plurality of address bits in a sequence that aligns with the corresponding pin assignments of said address pins of said second memory bank.

12. A computer system according to claim 8, wherein:

 said plurality of system bus connectors further comprise a plurality of command bus connectors;

 each said memory chip comprises a plurality of command pins arranged bilaterally symmetrical;

 each of said plurality of command pins associated with a respective one of said plurality of pin assignments; and,

 said plurality of vias are arranged on said substrate such that each via is adjacent to, and couples a select one of said plurality of command pins having a first pin assignment and positioned on said first major surface, to a select one of said plurality of command pins having a second pin assignment different from said first pin assignment, and located on said second major surface, to a respective one of said plurality of command bus connectors.

13. A computer system according to claim 12, wherein said system bus further

comprises a command bus coupled between said central processing unit and said command bus connectors, wherein said central processing unit places a command on said command bus mapped to a first pattern corresponding with said pin assignments of said first memory bank when accessing said first memory bank, and said command mapped to a second pattern corresponding with said pin assignments of said second memory bank when accessing said second memory bank.

14. A computer system according to claim 13, wherein said command comprises a plurality of command bits, said first pattern comprises arranging said plurality of command bits in a sequence that aligns with the corresponding pin assignments of said command pins of said first memory bank, and said second pattern comprises arranging 5 said plurality of command bits in a sequence that aligns with the corresponding pin assignments of said command pins defining said second memory bank.

15. A computer system comprising:

a central processing unit comprising a processor and a basic input output system program;

a memory module, said memory module comprising a first memory bank, a second memory bank, and a plurality of system bus connectors;

said first and second memory banks each having a plurality of pin assignments, respective pin assignments of said first memory bank correspond to functions that are identical to functions corresponding to respective pin assignments on said second memory bank, each pin assignment from each said first and second memory banks coupled to an associated one of said plurality of system bus connectors, wherein at 20 least one of said plurality of system bus connectors is coupled to non-identical pin assignments of said first and second memory banks;

a system bus coupling said central processing unit to said plurality of system bus connectors of said memory module, wherein said central processing unit places 25 information on said system bus corresponding to a function associated with at said pin assignments, said information comprising a plurality of bits arranged in a bit pattern, said bit pattern arranged by said basic input output system to a first pattern corresponding with said pin assignments of said first memory bank when accessing said first memory bank, and said bit pattern arranged to a second pattern

Attorney Docket No. MIO 0076 PA

corresponding with said pin assignments of said second memory bank when accessing said second memory bank.

16. A computer system comprising:

5 a central processing unit having a processor and a basic input output system program;

10 a memory module, said memory module comprising a first memory bank, a second memory bank, and a plurality of system bus connectors, said first and second memory banks each having a plurality of system pin assignments, each of said plurality of system bus connectors connecting to an associated one of said plurality of system pin assignments of said first memory bank, and to an associated one of said plurality of system pin assignments of said second memory bank, wherein at least one of said plurality of system bus connectors connects to non identical system pin assignments of said first and second memory banks;

15 an operating system run by said processor; and,

20 a system bus coupling said central processing unit to said plurality of system bus connectors of said memory module, wherein said operating system requests information from said processor, and said processor places said information on said system bus mapped by said basic input output system to a first pattern corresponding with said system pin assignments of said first memory bank when accessing said first memory bank, and mapped to a second pattern corresponding with said address pin assignments of said second memory bank when accessing said second memory bank.

25 17. A computer system comprising:

 a central processing unit;

30 a memory module, said memory module comprising:

an address bus connector;

a first memory bank, said first memory bank comprising a plurality of address pin assignments coupled to said address bus connector in a first pattern; and,

5 a second memory bank, said second memory bank comprising a plurality of address pin assignments coupled to said address bus connector in a second pattern, wherein said first and second patterns are not identical such that an address at said address bus connector corresponds to a first address read by said first memory bank, and a second address different from said first address read by said second memory bank; and,

an address bus coupling said central processing unit to said address bus connector of said memory module, wherein said central processing unit places an address on said address bus mapped to correspond with said first pattern when accessing said first memory bank, and mapped to correspond with said second pattern when accessing said second memory bank.

18. A computer system comprising:

a central processing unit;

20 a system bus coupled to said central processing unit, said system bus comprising a plurality of system bus lines, each of said plurality of system bus lines corresponding to a unique system bus assignment; and,

25 a memory device comprising:

a system bus connector coupled to said system bus, said system bus connector comprising a plurality of bus line connectors, each of said plurality of bus line connectors arranged to correspond with a respective one of said system bus lines;

30 a first memory bank comprising a plurality of pins, each said pin

corresponding to a unique pin assignment, each of said address pin assignments connected to an associated one of said plurality of bus line connectors such that said pin assignments of said first memory bank are identical to said system bus assignments; and,

5 a second memory bank comprising a plurality of pin assignments, each of said pin assignments connected to an associated one of said plurality of bus line connectors such that said pin assignments of said second memory bank are not identical to said system bus assignments, wherein said central processing unit communicates with said memory device by placing information on said system bus, and reading information from said system bus, said information comprising a plurality of bits, each bit associated with one system bus line, and wherein said central processing unit is configured to encode information placed on said system bus to a coded pattern when interfacing with said second memory bank.

19. A computer system according to claim 18, wherein said coded pattern is defined by rearranging said bits defining said information to correspond to said pin assignments of said second memory bank.

20. A computer system comprising:

20 a central processing unit, said central processing unit comprising a processor and a basic input output system program;

25 a memory module, said memory module comprising a first memory bank, a second memory bank, and a plurality of system bus connectors, said first and second memory banks each having a plurality of pin assignments, one pin assignment from each said first and second memory banks coupled to an associated one of said plurality of system bus connectors, wherein at least one of said plurality of bus connectors is coupled to non-identical pin assignments of said first and second memory banks; and,

30 a system bus comprising a plurality of physical bus lines, each of said physical bus lines coupling said central processing unit to a respective one of said plurality of system bus connectors of said memory module, said system bus arranged to transfer

information between said memory module and said central processing unit, said information comprising a plurality of logical bits, one logical bit per physical bus line, wherein said basic input output system is configured to arrange said information in a first pattern by ordering said plurality of logical bits to bit positions that correspond to 5 said pin assignments of said first memory bank, and said basic input output system is configured to arrange said information in a second pattern by ordering said plurality of logical address bits to bit positions that correspond to said address assignments of said second memory bank.

10 21. A computer system according to claim 20, wherein an assignment of at least one logical bit does not correspond with a physical bit assignment of a corresponding physical bus line, but said assignment of said at least one logical bit does correspond with an associated pin assignment to which said at least one logical bit is coupled.

15 22. A computer system comprising:

a central processing unit comprising a plurality of system bus connectors, each of said system bus contacts corresponding to a unique bus assignment;
a system bus comprising a plurality of system bus lines; and,
a remap multiplexer switchable from a first state wherein each of said system 20 bus lines are coupled to a corresponding one of said system bus connectors, to a second state wherein at least two of said bus lines are swapped so as to couple to different ones of said system bus connectors.

25 23. A computer system according to claim 22, wherein said remap multiplexer comprises first and second multiplexers, each of said first and second multiplexers comprising a first and second inputs, an output and a control input, wherein a first one of said system bus lines is coupled to said first input of said first multiplexer and to said second input of said second multiplexer, and a second one of said system bus lines is coupled to said second input of said first multiplexer and said first input of said second 30 multiplexer, said first and second multiplexers configured to switch between a first state

Attorney Docket No. MIO 0076 PA

where said first one of said system bus lines appears at said output of said first multiplexer and said second one of said system bus lines appears at said output of said second multiplexer, and a second state where said second one of said system bus lines appears at said output of said first multiplexer and said first one of said system bus lines appears at said output of said second multiplexer based upon a control signal appearing at said control inputs.

24. A computer system according to claim 23, further comprising:

a memory module coupled to said system bus, said memory module comprising a first memory bank, a second memory bank, and a plurality of system bus connectors, said first and second memory banks each having a plurality of pin assignments, one pin assignment from each said first and second memory banks coupled to an associated one of said plurality of system bus connectors, wherein at least one of said plurality of bus connectors is coupled to non-identical pin assignments of said first and second memory banks, and each of said plurality of system bus connectors coupling to a corresponding one of said system bus lines; and,

a memory controller coupled to said system bus, said memory controller connected to said control input of each of said first and second multiplexers, wherein said memory controller is configured to toggle said first and second multiplexers in said first state when said central processing unit communicates with said first memory bank, and said memory controller is configured to switch said first and second multiplexers to said second state when said central processing unit communicates with said second memory bank.

25 25. A computer system according to claim 24, wherein said remap multiplexer is coupled to said system bus between said central processing unit and said memory controller.

26. A computer system according to claim 24, wherein said remap multiplexer is 30 coupled to said system bus between said memory controller and said memory device.

Attorney Docket No. MIO 0076 PA

27. A computer system according to claim 24, wherein said remap multiplexer is integral with said memory controller.
- 5 28. A computer system according to claim 27, wherein said memory controller comprises a buffered system bus driver between said remap multiplexer and said memory device.
29. A computer system according to claim 28, wherein said memory controller comprises a buffered system bus register, wherein said remap multiplexer is coupled to said system bus between said buffered system bus register and said memory device.
30. A computer system according to claim 24, wherein said memory module further comprises:
- a substrate;
 - at least one memory chip mounted on said substrate defining said first memory bank, each said memory chip having a plurality of pins, one pin associated with a respective one of said plurality of pin assignments;
 - at least one memory chip mounted on said substrate defining said second memory bank, each said memory chip having a plurality of pins, one pin associated with a respective one of said plurality of pin assignments; and,
 - a plurality of circuit traces, each circuit trace coupling one pin assignment from each said first and second memory banks to an associated one of said plurality of system bus connectors, wherein at least one of said plurality of bus connectors is coupled to non-identical pin assignments of said first and second memory banks and wherein said plurality of system bus connectors comprises a plurality of pads mounted along one edge of said substrate.
- 20 25 31. A computer system according to claim 30, wherein said substrate further comprises a first major surface and a second major surface, said first memory bank mounted to

Attorney Docket No. MIO 0076 PA

said first major surface of said substrate, and said second memory bank mounted to said second major surface of said substrate.

32. A computer system according to claim 31, wherein said first and second memory
5 banks comprise the identical number and configuration of memory chips, and said memory chips mounted on said second major surface of said substrate align in register with said memory chips mounted on said first major surface.

33. A computer system according to claim 32, wherein said substrate further comprises a plurality of vias, each of said vias adjacent to, and coupling a select one of said plurality of pins on said memory chips on said first major surface to a select one of said plurality of pins on said memory chips on said second major surface.

34. A computer system according to claim 33, wherein:

 said plurality of system bus connectors further comprise a plurality of address bus connectors;

 each said memory chip comprises a plurality of address pins arranged bilaterally symmetrical;

20 each of said plurality of address pins associated with a respective one of said plurality of pin assignments; and,

 said plurality of vias are arranged on said substrate such that each via is adjacent to, and coupling a select one of said plurality of address pins having a first pin assignment and positioned on said first major surface, to a select one of said plurality of address pins having a second pin assignment different from said first pin assignment,
25 and located on said second major surface, to a respective one of said plurality of address bus connectors.

35. A computer system according to claim 34, wherein said system bus further comprises an address bus coupling said central processing unit, said memory controller, said remap multiplexer and said address bus connectors, wherein said

central processing unit places an address on said address bus and said remap multiplexer maps said address to a first pattern corresponding with said pin assignments of said first memory bank when accessing said first memory bank, and said remap multiplexer maps said address to a second pattern corresponding with said pin assignments of said second memory bank when accessing said second memory bank.

10
15
20
25
30

36. A computer system according to claim 35, wherein said address comprises a plurality of address bits, said first pattern comprises arranging said plurality of address bits in a sequence that aligns with the corresponding pin assignments of said address pins of said first memory bank, and said second pattern comprises arranging said plurality of address bits in a sequence that aligns with the corresponding pin assignments of said address pins defining said second memory bank.

37. A computer system according to claim 35, wherein said remap multiplexer comprises a multiplexing circuit for each pair of bilaterally symmetrical address pins, each of said multiplexing circuits arranged to switchably swap address lines associated with said respective symmetrical address pins.

20 38. A computer system according to claim 35, wherein each said multiplexing circuit comprises first and second multiplexers, each of said first and second multiplexers comprising a first and second input, an output and a control input, wherein a first one of said address bus lines is coupled to said first input of said first multiplexer and to said second input of said second multiplexer, and a second one of said address bus lines is coupled to said second input of said first multiplexer and said first input of said second multiplexer, said first and second multiplexers switching between a non-switched state where said first one of said address bus lines appears at said output of said first multiplexer and said second one of said address bus lines appears at said output of said second multiplexer, and a switched state where said second one of said address bus lines appears at said output of said first multiplexer and said first one of said

address bus lines appears at said output of said second multiplexer based upon a control signal appearing at said control inputs.

39. A computer system according to claim 37, wherein said memory controller has a
control signal coupled to each said control inputs of said first and second multiplexers
of each said multiplexing circuits, said memory controller arranged to switch said control
inputs such that all said first and second multiplexers are in said non-switched state or
all said first and second multiplexers are in said switched state.

40. A computer system according to claim 33, wherein:

 said plurality of system bus connectors further comprise a plurality of command
bus connectors;

 each said memory chip comprises a plurality of command pins arranged
bilaterally symmetrical;

 each of said plurality of command pins associated with a respective one of said
plurality of pin assignments; and,

 said plurality of vias arranged on said substrate such that each via is adjacent to,
and coupling a select one of said plurality of command pins having a first pin
assignment and positioned on said first major surface, to a select one of said plurality of
command pins having a second pin assignment different from said first pin assignment,
and located on said second major surface, to a respective one of said plurality of
command bus connectors.

41. A computer system according to claim 40, wherein said system bus further
comprises a command bus coupling said central processing unit, said memory
controller, said remap multiplexer and said command bus connectors, wherein said
central processing unit places a command on said command bus and said remap
multiplexer maps said command to a first pattern corresponding with said pin
assignments of said first memory bank when accessing said first memory bank, and
said remap multiplexer maps said command to a second pattern corresponding with

Attorney Docket No. MIO 0076 PA

said pin assignments of said second memory bank when accessing said second memory bank.

42. A computer system according to claim 41, wherein said command comprises a plurality of command bits, said first pattern comprises arranging said plurality of command bits in a sequence that aligns with the corresponding pin assignments of said command pins of said first memory bank, and said second pattern comprises arranging said plurality of command bits in a sequence that aligns with the corresponding pin assignments of said command pins defining said second memory bank.

43. A computer system according to claim 41, wherein said remap multiplexer comprises a multiplexing circuit for each pair of bilaterally symmetrical command pins, each of said multiplexing circuits arranged to switchably swap command lines associated with said respective symmetrical command pins.

44. A computer system according to claim 43, wherein each said multiplexing circuit comprises first and second multiplexers, each of said first and second multiplexers comprising a first and second input, an output and a control input, wherein a first one of said command bus lines is coupled to said first input of said first multiplexer and to said second input of said second multiplexer, and a second one of said command bus lines is coupled to said second input of said first multiplexer and said first input of said second multiplexer, said first and second multiplexers switching between a non-switched state where said first one of said command bus lines appears at said output of said first multiplexer and said second one of said command bus lines appears at said output of said second multiplexer, and a switched state where said second one of said command bus lines appears at said output of said first multiplexer and said first one of said command bus lines appears at said output of said second multiplexer based upon a control signal appearing at said control inputs.

45. A computer system according to claim 44, wherein said memory controller has a control signal coupled to each said control inputs of said first and second multiplexers of each said multiplexing circuits, said memory controller arranged to switch said control inputs such that all said first and second multiplexers are in said non-switched state or
5 all said first and second multiplexers are in said switched state.

46. A computer system comprising:

a processor;

a memory controller;

at least one memory module;

an address bus coupling said processor to said at least one memory module through said memory controller, said address bus comprising a plurality of address lines;

15 a command bus coupling said processor to said at least one memory module through said memory controller, said command bus comprising a plurality of command lines;

20 an address remap multiplexer coupled to said address bus, wherein said memory controller is arranged to selectively switch said address remap multiplexer from a first state wherein at least two of said address lines are arranged in a first bit position, to a second state wherein said at least two address lines are remapped to different bit positions; and,

25 a command remap multiplexer coupled to said command bus, wherein said memory controller is arranged to selectively switch said command remap multiplexer from a first state wherein at least two of said command lines are arranged in a first bit position, to a second state wherein said at least two command lines are remapped to different bit positions.

47. A computer system according to claim 46, wherein said remap multiplexer is switched between said first and second states by a bank select control.

48. An integrated circuit chip comprising:

a circuit package;

a first multiplexer having a first input, a second input, a control signal input, and an output;

5 a second multiplexer having a first input, a second input, a control signal input, and an output;

a first pin extending from said circuit package and coupled to said first input of said first multiplexer and said second input of said second multiplexer;

10 a second pin extending from said circuit package and coupled to said second input of said first multiplexer and said first input of said second multiplexer;

a first pin assignment coupled to said output of said first multiplexer;

a second pin assignment coupled to said output of said second multiplexer; and,

15 a circuit coupled to said first and second pin assignments, wherein said first and second multiplexers are switchable between a first state wherein each said first and second multiplexers connect said first input to said output, and a second state wherein each said first and second multiplexers connect said second input to said output.

20 49. An integrated circuit chip according to claim 48, wherein said first and second pins are arranged on said circuit package in a bilaterally symmetrical arrangement.

50 50. An integrated circuit according to claim 48, further comprising a third pin extending from said circuit package and coupled to said control signal input of said first and second multiplexers.

25 51. An integrated circuit according to claim 48, wherein said control signal input of said first and second multiplexers are coupled to internal logic, said internal logic arranged to switch said first and second multiplexers between said first and second states.

30 52. An integrated circuit according to claim 51, wherein said internal logic comprises a mode register.

53. An integrated circuit chip comprising:

a circuit package;

a circuit contained within said circuit package;

a plurality of pins extending from said circuit package; and,

5 a remap multiplexer contained within said circuit package, said reroute

multiplexer circuit comprising:

a first multiplexer having a first input, a second input, a control signal input, and an output, said first input coupling to a first one of said pins and said second input coupled to a second one of said pins;

a second multiplexer having a first input, a second input, a control signal input, and an output, said first input coupled to said second one of said pins and said second input coupled to said first one of said pins;

a first pin assignment coupling said output of said first multiplexer to said circuit; and,

20 a second pin assignment coupling said output of said second multiplexer to said circuit, wherein said remap multiplexer is switchable between a first state wherein each said first and second multiplexers connect said first input to said output, and a second state wherein each said first and second multiplexers connect said second input to said output.

54. An integrated circuit chip according to claim 53, wherein said control signal input of said first and second multiplexers are each coupled to a third one of said plurality of pins on said memory device.

25 55. An integrated circuit chip according to claim 53, wherein said control signal inputs of said first and second multiplexers are coupled to internal logic, said internal logic arranged to switch said remap multiplexer between said first and second states.

30 56. An integrated circuit chip according to claim 53, wherein said internal logic comprises a mode register.

57. An integrated circuit chip comprising:

a circuit package;

a plurality of pins extending from said circuit package;

an memory circuit internal to said circuit package;

5 a plurality of pin assignments coupled to said memory circuit; and,

a remap multiplexer contained within said circuit package, said remap

multiplexer coupling said plurality of pins to said plurality of internal pin assignments,

and having a control input, wherein said control signal is switchable from a first state

where said remap multiplexer couples said plurality of pins to said internal pin

assignments, to a second state where said remap multiplexer routes at least one of

said pins to a different one of said internal pin assignments.

58. A memory module comprising:

a substrate;

10 at least one memory chip mounted on said substrate defining a first memory

bank, each said at least one memory chip comprising:

a circuit package;

15 a plurality of pins extending from said circuit package;

an memory circuit internal to said circuit package;

20 a plurality of pin assignments coupled to said memory circuit; and,

a remap multiplexer contained within said circuit package, said remap

multiplexer coupling said plurality of pins to said plurality of internal pin

assignments, and having a control input, wherein said control signal is switchable

from a first state where said remap multiplexer couples said plurality of pins to

25 said internal pin assignments, to a second state where said remap multiplexer

routes at least one of said pins to a different one of said internal pin

assignments;

at least one memory chip mounted on said substrate defining a second memory

30 bank, each of said at least one memory chip comprising:

a circuit package;

a plurality of pins extending from said circuit package;

an memory circuit internal to said circuit package;

a plurality of pin assignments coupled to said memory circuit; and,

5 a remap multiplexer contained within said circuit package, said remap multiplexer coupling said plurality of pins to said plurality of internal pin assignments, and having a control input, wherein said control signal input is switchable from a first state where said remap multiplexer couples said plurality of pins to said internal pin assignments, to a second state where said remap multiplexer routes at least one of said pins to a different one of said internal pin assignments;

a plurality of pads mounted along one edge of said substrate; and,

10 a plurality of circuit traces, each circuit trace coupling one pad to said first and second memory banks.

20 59. A memory module according to claim 58, wherein said substrate further comprises a first major surface and a second major surface, said first memory bank mounted to said first major surface of said substrate, and said second memory bank mounted to said second major surface of said substrate.

25 60. A memory module according to claim 59, wherein said first and second memory banks comprise the identical number and configuration of memory chips, and said memory chips mounted on said second major surface of said substrate align in register with said memory chips mounted on said first major surface.

61. A memory module according to claim 60, wherein said substrate further comprises a plurality of vias, each of said vias adjacent to, and coupling a select one of said

plurality of pins on said memory chips on said first major surface to a select one of said plurality of pins on said memory chips on said second major surface.

62. A memory module according to claim 61, wherein:

5 each said memory chip comprises a plurality of address pins arranged bilaterally symmetrical;

each of said plurality of address pins is associated with a respective one of a plurality of internal address pin assignments; and,

10 said plurality of vias positioned on said substrate such that each via is adjacent to, and couples a select one of said plurality of address pins having a first pin assignment and positioned on said first major surface, to a select one of said plurality of address pins having a second pin assignment different from said first pin assignment, and located on said second major surface, to a respective one of said plurality of circuit traces, and wherein said remap multiplexers in said first bank are switched to said first state, and said remap multiplexers in said second bank are switched to said second state.

63. A memory module according to claim 61, wherein:

20 each said memory chip comprises a plurality of command pins arranged bilaterally symmetrical;

each of said plurality of command pins associated with a respective one of a plurality of internal control pin assignments; and,

25 said plurality of vias are arranged on said substrate such that each via is adjacent to, and couples a select one of said plurality of command pins having a first pin assignment and positioned on said first major surface, to a select one of said plurality of command pins having a second pin assignment different from said first pin assignment, and located on said second major surface, to a respective one of said plurality of circuit traces, and wherein said remap multiplexers in said first bank are switched to said first state, and said remap multiplexers in said second bank are switched to said second state.